This letter introduces a type of thin-film transistor that uses aligned arrays of thin ͑submicron͒ ribbons of single-crystal silicon created by lithographic patterning and anisotropic etching of bulk silicon ͑111͒ wafers. Devices that incorporate such ribbons printed onto thin plastic substrates show good electrical properties and mechanical flexibility. Effective device mobilities, as evaluated in the linear regime, were as high as 360 cm 2 V −1 s −1 , and on/off ratios were Ͼ10 3 . These results may represent important steps toward a low-cost approach to large-area, high-performance, mechanically flexible electronic systems for structural health monitors, sensors, displays, and other applications. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2206688͔ Confinement-related properties and broadly usable form factors make low-dimensional materials interesting for new applications in electronics, photonics, microelectromehanical systems ͑MEMS͒, and other areas. For example, highperformance mechanically flexible electronic devices can be constructed using micro/nanowires, ribbons, or tubes that are cast, 1-3 painted, 4 or printed 3,5-11 onto plastic substrates. Thin, high aspect ratio material structures allow bendability [6] [7] [8] and, in certain structural forms, stretchability 11 in singlecrystalline semiconductors that are inherently fragile in bulk. As a result, these types of semiconductors offer intriguing alternatives to vacuum and solution processable poly/ noncrystalline organic materials, which usually display significantly lower performance in terms of carrier mobility.
Confinement-related properties and broadly usable form factors make low-dimensional materials interesting for new applications in electronics, photonics, microelectromehanical systems ͑MEMS͒, and other areas. For example, highperformance mechanically flexible electronic devices can be constructed using micro/nanowires, ribbons, or tubes that are cast, [1] [2] [3] painted, 4 or printed 3,5-11 onto plastic substrates. Thin, high aspect ratio material structures allow bendability [6] [7] [8] and, in certain structural forms, stretchability 11 in singlecrystalline semiconductors that are inherently fragile in bulk. As a result, these types of semiconductors offer intriguing alternatives to vacuum and solution processable poly/ noncrystalline organic materials, which usually display significantly lower performance in terms of carrier mobility. 12 Recently described top-down methods [5] [6] [7] [8] [9] [10] [11] generate semiconductor wires, ribbons, and sheets from wafer based sources of material. These techniques provide a high level of control over the geometry, spatial organization, and composition of the resulting structures. The economic attractiveness of this approach, however, especially for applications that demand large-area coverage, is limited by the per-area cost of the wafers.
In this letter we report a type of thin-film transistor ͑TFT͒ that uses aligned arrays of silicon ribbons with submicron thicknesses derived from low-cost bulk Si ͑111͒ wafers. We begin with a description of the procedures for fabricating these structures and transfer printing them onto plastic substrates via elastomeric stamps. We present structural characterization of the shapes of the ribbons, their thicknesses, and surface morphologies. Electrical measurements made on Schottky barrier TFTs formed with these printed ribbons exhibit n-type field effect mobilities of 360 cm 2 V −1 s −1 and on/off ratios of 4000. Figure 1 illustrates a top-down method that generates thin ͑Ͻ1 m͒ ribbons from a Si ͑111͒ wafer ͑Montco, Inc., n-type, 0.8-1.8 ⍀ cm͒. The process begins with near-field phase shift photolithography 13 followed by metal lift-off and SF 6 plasma etching ͓Plasmatherm reactive ion etching ͑RIE͒ system, 40 SCCM ͑SCCM denotes cubic centimeter per minute at STP͒ SF 6 , 30 mTorr, 200 W rf power for 45 s͔ to produce an array of ϳ1 m deep, 1 m wide trenches in the Si wafer ͓Fig. 1͑a͔͒. The spacing between the trenches defines the width of the ribbons ͑generally 10 m͒. Next, 100 nm of thermal oxide is grown on the wafer at 1100°C. Angled electron beam evaporation of Ti/ Au ͑3/30 nm͒ provides partial coverage of the trench sidewalls ͓Fig. 1͑b͔͒. The conditions of the trenching etch and the angle of evaporation control the extent of "shadowing" during angled evaporation and, therefore, the ribbon thickness. A CF 4 plasma etch ͑40 SCCM CF 4 , 2 SCCM O 2 , 50 mTorr base pressure, 150 W rf power for 5 min͒ removes exposed oxide. Finally, a hot KOH solution ͓3:1:1 H 2 O:KOH:IPA ͑isopropyl alcohol͒ by mass, 100°C͔ undercuts the ribbons. This type of anisotropic etching has been used previously to produce freestanding MEMS structures. [14] [15] [16] The etch front advances in the ͗110͘ directions while preserving the ͑111͒ planes ͓Figs. 1͑c͒ and 1͑d͔͒ and produces freestanding ribbons that cover a large portion ͑75%-90%͒ of the original wafer. The etch mask is designed to leave each of the ribbons anchored to the wafer at the ends of the trenches ͓Figs. 2͑a͒ and 2͑d͔͒. Removing this mask with KI / I 2 ͑2.67/ 0.67 wt % ͒ in water followed by HF completes the fabrication. Ribbons generated in this manner are thin, flat, and mechanically flexible ͓Fig. 1͑e͔͒, similar to those produced using previously described approaches with expensive silicon-on-insulator wafers. [5] [6] [7] 11 Atomic force microscopy ͓Fig. 3͑a͔͒ shows that the thickness ranges from ϳ115 to ϳ 130 nm across a typical ribbon ͑trench width and depth of 750 nm and 500 nm, respectively, evaporation angle of 60°from normal to wafer͒. These variations show up as slight color variations in optical micrographs ͓Fig. 2͑e͔͒. The roughness as measured by atomic force microscopy ͑AFM͒ of a 5ϫ 5 m 2 region of the underside of a thicker ͑550 nm͒ ribbon, displayed in Fig. 3͑b͒ , is 0.5 nm. This value is larger than the top polished surface ͑0.12 nm͒ or the underside of a ribbon generated from a silicon-on-insulator ͑SOI͒ wafer [5] [6] [7] 11 causes roughness in the sidewall passivation during angled evaporation. As we show in the following, however, transistor devices with good performance can be constructed with ribbons fabricated using the procedures described here. The ribbons can be transferred to another ͑flexible͒ substrate via a high ͑Ͼ95% ͒ yield printing process, as outlined in Fig. 2 . To perform the printing process, a polydimethyl siloxane ͑PDMS͒ stamp is laminated against a wafer that supports freestanding ribbons anchored to the wafer at their ends ͓Figs. 2͑a͒ and 2͑d͔͒. The stamp is then peeled back quickly to retrieve the ribbons. This type of process relies on kinetic control of adhesion to the stamp. 10 The stamp, thus "inked," ͓Figs. 2͑b͒ and 2͑e͔͒ can print the ribbons by contact to another substrate. Ribbons printed onto an indium tin oxide ͑ITO͒-coated 0.2 mm thick polyethylene terephthalate ͑PET͒ substrate can be used to make high-performance flexible bottom-gate TFTs on plastic with ITO as the common gate electrode. A layer of epoxy ͑SU-8, Microchem͒ freshly deposited onto the ITO gate immediately prior to printing serves as a gate dielectric and a glue to facilitate ribbon transfer. 6 During printing, the stamp is joined to the PET, and the ribbons sink into SU-8 such that their tops are flush with the surface of the glue. After 1 min on a warm ͑70°C͒ hot plate, the stamp and PET substrate are separated manually, leaving the ribbons attached to the PET. Scratching a transfer-printed sample with a scribe exposed the ITO-SU-8 and SU-8-Si interfaces, allowing the dielectric thickness ͑ ϳ2 m͒ to be determined by AFM. Thick ͑ϳ0.2 m͒ Ti pads contacts defined by photolithography ͑100 m length ϫ 100 m width, spanning ten ribbons͒ and wet etching with HF/H 2 O 2 form Schottky barrier contacts for the source and drain electrodes. These bottom-gate devices display characteristic n-type enhancement mode metal-oxidesemiconductor field-effect transistor ͑MOSFET͒ gate modulation ͑see Fig. 4͒ . Transistors achieved on/off ratios of ϳ10 3 with device-level mobilities, as determined using standard equations for the operation of MOSFETs, 17 of the channel. The effects of the Schottky contacts on the device behavior can be significant. 7 The ribbon devices survive when the substrate is bent to modest ͑15 mm͒ radii but degrade seriously at sharper ͑5 mm͒ bends for the 0.2 mm thick substrates that were used.
In summary, this letter demonstrates a high-yield fabrication strategy for producing printable single-crystal silicon ribbons from a bulk silicon ͑111͒ wafer. Refinishing the bulk wafer's surface after fabrication might make multiple repetitions possible, producing tens or even hundreds of square feet of ribbons from 1 ft 2 of starting material. TFTs made from these ribbons on plastic demonstrate their use as highperformance flexible semiconductors. These devices and the strategies to fabricate them could be useful not only for large-area flexible electronics but also for applications that require three dimensional or heterogeneous integration or other features that might be difficult to achieve using conventional silicon microfabrication approaches.
